








1		2		3		4	
版本号		修订日期		修订记录			
V1.0.0.0		2025-11-17		初始版本			
A							
B							
C							
D							
1		2		3		4	
版权所有，保留一切权利。 本公司致力于产品的不断改善和功能升级，内容如有改动，恕不另行通知。				Title: TC264_BTBoard Subtitle: Revision Size: A4		Author: 猫肆管 Revision: V1.0.0.0 Date: 2025/12/2	
在此文件中，仅以版本号前两位(发行版)，划分版本之间的区别。				Time: 18:11:50		Sheet: 1 of: 4	
1		2		3		4	

HWCFG[0] P14.6	HWCFG[1] P14.5	HWCFG[2] P14.2	HWCFG[3] P14.3	HWCFG[4] P10.5	HWCFG[5] P10.6	HWCFG[6] P14.4
0 - SMPS 1 - LDO (default)	0 - EVR33OFF 1 - EVR33ON (default)	0 - EVR13OFF 1 - EVR13ON (default)	0 - Boot from pins HWCFG[5:4] 1 - Flash BMI boot (default)	HWCFG[4:5] [0 0]- Generic Bootstrap (P14.0/1) [0 1]- ABM, Generic Bootstrap on fail (P14.0/1) [1 0]- ABM, ASC Bootstrap on fail (P15.2/3) [1 1]- Internal start from Flash (default)		Default Pad state 0 - Pins in tristate 1 - Pins with pull-up (default)

- 1.) HWCFG[6] has weak internal pull-up active at start-up if the pin is left unconnected.
- 2.) If HWCFG[6] is left unconnected or is externally pulled high, HWCFG [0:5] pins have weak internal pull-ups active at start-up.
- 3.) If HWCFG[6] is connected to ground, HWCFG [0:5] pins are in tristate. External pull devices required for all HWCFG pins.
- 4.) In packages smaller than QFP 144, HWCFG [0:2] pins are absent & internally pulled high ensuring EVR13 (LDO) & EVR33 is active
- 5.) HWCFG [0:2] and HWCFG [6] pins are latched during supply ramp-up ($V_{EXT} < 2.97V$) and stored in PMSWSTAT.HWCFG_EVR & TRIST register bits. The remaining HWCFG pins are latched on internal reset release (between 100us – 180us after reset assertion) and stored in STSTAT register.



Title: TC264_BT_B_CoreBoard

Author: 猫肆管

Subtitle: POWER&SYS

Revision: V1.0.0.0

Size: A4

Date: 2025/12/2

Time: 18:11:50

Sheet: 2

of: 4



U1B				
Analog Inputs				
AN0	57	AN0	AN20	38 AN20
AN1	56	AN1	AN21	37 AN21
AN2	55	AN2	AN24	36 AN24
AN3	54	AN3	AN25	35 AN25
AN4	53	AN4	AN35	34 AN35
AN5	52	AN5	AN36	33 AN36
AN6	51	AN6	AN37	32 AN37
AN7	50	AN7	AN38	31 AN38
AN8	49	AN8	AN39	30 AN39
AN10	48	AN10	AN44	29 AN44
AN11	47	AN11	AN45	28 AN45
AN12	46	AN12	AN46	27 AN46
AN13	45	AN13	AN47	26 AN47
AN16	40	AN16	AN48	25 AN48
AN17	39	AN17	AN49	24 AN49

SAK-TC264D-40F200N

U1C				
Port 00, 02, 10, 11, 13, 14				
P00.0	11	P00.0	P11.2	132 P11.2
P00.1	12	P00.1	P11.3	133 P11.3
P00.2	13	P00.2	P11.6	134 P11.6
P00.3	14	P00.3	P11.9	135 P11.9
P00.4	15	P00.4	P11.10	137 P11.10
P00.5	16	P00.5	P11.11	138 P11.11
P00.6	17	P00.5	P11.12	139 P11.12
P00.7	18	P00.6		
P00.8	19	P00.7		
P00.9	20	P00.8	P13.0	128 P13.0
P00.12	21	P00.9	P13.1	129 P13.1
		P00.12	P13.2	130 P13.2
			P13.3	131 P13.3
P02.0	1	P02.0		
P02.1	2	P02.1	P14.0	118 P14.0
P02.2	3	P02.2	P14.1	119 P14.1
P02.3	4	P02.3	P14.2	120 P14.2
P02.4	5	P02.4	P14.3	121 P14.3
P02.5	6	P02.5	P14.4	122 P14.4
P02.6	7	P02.6	P14.5	123 P14.5
P02.7	8	P02.7	P14.6	124 P14.6
P02.8	9	P02.8		
P10.1	140	P10.1		
P10.2	141	P10.2		
P10.3	142	P10.3		
P10.5	143	P10.5		
P10.6	144	P10.6		

SAK-TC264D-40F200N

U1D				
Port 15, 20, 21, 22, 23, 32, 33				
P15.0	109	P15.0	P22.0	74 P22.0
P15.1	110	P15.1	P22.1	75 P22.1
P15.2	111	P15.2	P22.2	76 P22.2
P15.3	112	P15.3	P22.3	77 P22.3
P15.4	113	P15.4		
P15.5	114	P15.4	P23.1	73 P23.1
P15.6	115	P15.5		
P15.7	116	P15.6		
P15.8	117	P15.7	P32.0/VGATE1N	70 VGATE1N
		P15.8	P32.4	72 P32.4
P20.0	93	P20.0	P33.4	60 P33.4
P20.2	94	P20.2/TESTMODE_N	P33.5	61 P33.5
P20.3	95	P20.3	P33.6	62 P33.6
P20.6	100	P20.6	P33.7	63 P33.7
P20.7	101	P20.7	P33.8	64 P33.8
P20.8	102	P20.8	P33.9	65 P33.9
P20.9	103	P20.9	P33.10	66 P33.10
P20.10	104	P20.10	P33.11	67 P33.11
P20.11	105	P20.11	P33.12	68 P33.12
P20.12	106	P20.12	P33.13	69 P33.13
P20.13	107	P20.13		
P20.14	108	P20.14		
P21.2	84	P21.2		
P21.3	85	P21.3		
P21.4	86	P21.4		
P21.5	87	P21.5		
P21.6	88	P21.6/TDI		
P21.7	90	P21.7/TDO		

SAK-TC264D-40F200N

